## Példák adatlap részletek (részletes adatlap: Internet link)

Mixed-signal technology means blending digital with the analog world, which is more like <u>black magic</u>. It's not just ones and zeroes, but things like tweaking voltages and currents - a lot of physics - and getting a number of different variables to mesh. [B. Runyan]

Both technical skills (e.g., data converter and amplifier design) and system skills (e.g., functional partitions and tradeoffs) are required to develop useful products for leading edge applications. [McAdam]

Don't underestimate the amount of work required to <u>understand</u> the **data sheet** and *implement the interface*. [S. Hendrix]

1: Resistor ladder<sup>1</sup> DAC — <u>LTC1599</u> (16 bit multiplying)

- 2: Current-steering<sup>2</sup> DAC <u>LTC1668</u> (16 bit, 50 MSPS)
- 3: Interpolating DAC<sup>3</sup> <u>AD9772A</u> (14 bit, 160 MSPS)

4: SAR<sup>4</sup> ADC — <u>MAX1290</u> (12 bit, 400 KSPS)

- **5:** Parallel<sup>5</sup> SAR ADC architecture <u>SPT7938</u> (12 bit, 40 MSPS)
- **6**: Pipeline<sup>6</sup> ADC <u>AD9203</u> (10 bit, 40 MSPS)
- **7:** Pipeline ADC w/ FIFO<sup>7</sup> <u>THS1206</u> (12 bit, 6 MSPS)
- 8:  $\Delta\Sigma$  combined<sup>8</sup> w/ pipeline ADC <u>AD9260</u> (16 bit, 2.5 MSPS)

**9:** ADC does frequency translation<sup>9</sup>

**10:** DAC using multi-bit  $\Delta\Sigma$  modulation (14 bit, 10 MSPS)<sup>10</sup>

<sup>&</sup>lt;sup>1</sup> ellenállás ("R/2R") hálózat: "inverz" létra, szegmentálás – lásd 44. oldal

<sup>&</sup>lt;sup>2</sup> kapcsolt **áram**-források, szegmentálás – lásd 45. oldal

<sup>&</sup>lt;sup>3</sup> alapsávi ill. képmás rekonstrukció

<sup>&</sup>lt;sup>4</sup> **fokozatos** érték-közelítés– lásd 48. oldal (kapacitív belső D/A)

<sup>&</sup>lt;sup>5</sup> időben átlapolt működés ( "time interleaving" )

<sup>&</sup>lt;sup>6</sup>/<sub>7</sub> konkurrens minta-kezelés – lásd 49. oldal

<sup>&</sup>lt;sup>7</sup> plusz több csatornás **szimultán** mintavétel

<sup>&</sup>lt;sup>8</sup> lásd **2.6b** feladat (az OSADC és Nyquist-rate technikák **kombinálása**)

<sup>&</sup>lt;sup>9</sup> kontrollált **alul**mintavételezés

<sup>&</sup>lt;sup>10</sup> 4-ed rendű (L = 4), multi-bites, digitális delta-szigma modulátor



# TYPICAL APPLICATION

A 16-Bit, 4-Quadrant Multiplying DAC with a Minimum of External Components Ē 0.1µF virtual ground (!) Т LT1468 Integral Nonlinearity 5pl 1.0 0.8 INTEGRAL NONLINEARITY (LSB) 0.6 R2 REF Вели Voc Bag 15pF ~~ 0.4 Ba 8 DATA INPUTS 0.2 0 Ô LTC1599 16-BIT DAC LT1468 -0.2 14T0 18 21 TO 23 -0.4 -0.6 13 MLBYTE MLBYTE -0.8 DGNE WR LD CLR CLVL -1.0 WB 12 16384 384 32768 49 DIGITAL INPUT CODE 49152 65535 24 τD CLR 1500 605 1599 TA01 CLVL

54





### 3: AD9772A – <u>14-bit</u>, <u>160 MSPS</u> segmented <u>current source DAC</u>

Optimized for baseband or IF waveform reconstruction applications 67.5 MHz Reconstruction Passband @ 160 MSPS; 74 dBc SFDR @ 25 MHz 2x Interpolation Filter with <u>High</u>- or <u>Low</u>-Pass Response 73 dB Image Rejection "Zero-Stuffing" Option for Enhanced Direct IF Performance Internal 2x/4x Clock Multiplier <u>http://www.analog.com/</u> Interactive Design Tool: Harmonic Images in the AD9772 DAC <u>http://www.analog.com/techSupport/designTools/interactiveTools/index.html</u>

The AD9772A is a complete, 2x oversampling DAC that includes a **2x interpolation filter**, a phase-locked loop (PLL) **clock multiplier** and a 1.20 V bandgap voltage reference.



Figure 3. Basic AC Characterization Test Setup

While the AD9772A's digital interface can support input data rates as high as 160 MSPS, its <u>internal DAC</u> can operate up to <u>400 MSPS</u>, thus providing direct IF conversion capabilities. The 14-bit DAC provides two complementary current outputs whose full-scale current is determined by an external resistor.

The AD9772A features a flexible, low jitter, differential <u>clock</u> input providing excellent noise rejection while accepting a sine wave input. An on-chip PLL clock multiplier produces all of the necessary synchronized clocks from an external reference clock source.

Separate supply inputs are provided for each functional block to ensure optimum noise and distortion performance. A SLEEP mode is also included for power savings.

Preceding the 14-bit DAC is a 2x digital interpolation filter that can be configured for a <u>low-pass</u> (i.e., **baseband mode**) or <u>high-pass</u> (i.e., **direct IF mode**) response. The input data is latched into the edge-triggered input latches on the rising edge of the differential input clock and then interpolated by a *factor of two* by the digital filter.

For <u>traditional baseband</u> applications, the 2x interpolation filter has a low-pass response.

Digital Mode	MOD0	MOD1	Digital Filter	Zero- Stuffing
Baseband	0	0	Low	No
Direct IF	1	0	High	r es No
Direct IF	1	1	High	Yes

Table II. Digital Modes



For <u>direct IF</u> applications, the filter's response can be converted into a high-pass response to extract the higher image.

The output data of the 2x interpolation filter can update the 14-bit DAC directly (NRZ mode) or undergo a "**zero-stuffing**" process (**RZ** mode) to increase the DAC update rate by another *factor of two*. This action enhances the relative signal level and pass-band flatness of the higher image.

### AD9772A - BASEBAND

Referring to <u>Figure 5</u>, the "new" first image associated with the DAC's higher data rate after interpolation is "pushed" out further relative to the input signal, since it now occurs at  $2xf_{DATA} - f_{FUNDAMENTAL}$ . The "old" first image associated with the lower DAC data rate before interpolation is suppressed by the digital filter. As a result, the transition band for the analog reconstruction filter is increased, thus reducing the complexity of the analog filter.

Furthermore, the sin(x)/x roll-off over the original input data passband (i.e., dc to f<sub>DATA</sub>/2) is significantly reduced.

### AD9772A - DIRECT IF

As previously mentioned, the 2x interpolation filter can be converted into a high-pass response, thus suppressing the "fundamental" while passing the "original" first image occurring at  $f_{DATA} - f_{FUNDAMENTAL}$ . Figure 6 shows the time and frequency representation for a high-pass response of a discrete time sinewave. This action can also be modeled as a "1/2 wave" digital mixing process in which the impulse response of the low-pass filter is digitally mixed with a square wave having a frequency of exactly  $f_{DATA}/2$ . [ Since the even coefficients have a zero value (refer to Table I), this process simplifies into inverting the center coefficient of the low-pass filter (i.e., invert H(18)). Note that this also corresponds to inverting the peak of the impulse response shown in Figure 2a. The resulting high-pass frequency response becomes the frequency inverted mirror image of the low-pass filter response shown in Figure 2b.]

It is worth noting that the "new" first image now occurs at  $f_{DATA} + f_{FUNDAMENTAL}$ . A reduced transition region of 2x  $f_{FUNDAMENTAL}$  exists for image selection, thus mandating that the  $f_{FUNDAMENTAL}$  be placed sufficiently high for practical filtering purposes in direct IF applications. Also, the "lower sideband images" occurring at  $f_{DATA} - f_{FUNDAMENTAL}$  and its multiples (i.e., N x  $f_{DATA} - f_{FUNDAMENTAL}$ ) experience a frequency inversion while the "uppersideband images" occurring at  $f_{DATA} + f_{FUNDAMENTAL}$  and its multiples (i.e., N x  $f_{DATA} + f_{FUNDAMENTAL}$ ) do not.



Figure 5. Time and Frequency Domain Example of Low-Pass 2× Digital Interpolation Filter



Figure 6. Time and Frequency Domain Example of High-Pass 2× Digital Interpolation Filter

### 4: MAX1290 – <u>12-bit</u>, <u>400 KSPS</u> successive approximation (<u>SAR</u>) ADC Byte-wide parallel interface Automatic power-down, fast wake-up (2μs) <u>http://www.maxim-ic.com/</u> Application Note #270: Analog-Signal Data Acquisition in Industrial Automation Systems <u>http://www.maxim-ic.com/appnotes.cfm/appnote\_number/270</u>

Power consumption is only 10mW ( $V_{DD}$  =  $V_{LOGIC}$ ) at a 400ksps max sampling rate. Two software-selectable **power-down** modes enable the MAX1290 to be shut down between conversions; accessing the parallel interface returns them to normal operation. Powering down between conversions can cut supply current to under 10µA at reduced sampling rates. Low Current: 1.9mA (400ksps) / 1.0mA (100ksps) / 400µA (10ksps) / 2µA (Shutdown)

Both devices offer **software-configurable** analog inputs for unipolar / bipolar and single-ended / pseudo-differential operation. In <u>single-ended</u> mode, the MAX1290 has **8 input channels** and the MAX1292 has 4 input channels (**4** and 2 input channels, respectively, when in <u>pseudo-differential</u> mode).

Excellent dynamic performance and low power combined with ease of use and small package size make these converters ideal for battery-powered and data-acquisition applications or for other circuits with demanding power consumption and space requirements.



Timing diagram for fastest conversion:



### 5: SPT7938 – <u>12-bit</u>, <u>40 MSPS</u> time interleaving ADC On-Chip Track-and-Hold

http://www.spt.com/ (http://www.fairchildsemi.com/products/analog/spt.html)

The general architecture for the CMOS ADC is shown in the block diagram. The design contains <u>18 identical</u> successive approximation (SAR) ADC sections (all operating in parallel), an 18-phase clock generator, a 13-bit 18:1 digital output multiplexer, correction logic, and a voltage reference generator which provides <u>common reference</u> levels for each ADC section.



The high sample rate is achieved by using <u>multiple SAR</u> ADC sections in **parallel**, each of which samples the input signal in **sequence**. Each ADC uses 18 clock cycles to complete a conversion. The clock cycles are allocated as follows:

### Cycles Clock operation

- 1 Reference zero sampling
- 2 Auto-zero comparison
- 3 Auto-calibrate comparison
- 4 Input sample
- 5-17 13-bit SAR conversion
- 18 Data transfer

The <u>18-phase clock</u>, which is derived from the input clock, synchronizes these events. The timing signals for adjacent ADC sections are shifted by one clock cycle so that the analog input is sampled on every cycle of the input clock by exactly one ADC section. After 18 clock periods, the timing cycle repeats.

The latency from analog input sample to the corresponding digital output is 14 clock cycles.

### Timing diagram:



# $\begin{array}{l} \textbf{6: AD9203} - \underline{10\text{-bit}}, \underline{40 \text{ MSPS pipeline ADC}}\\ \text{ENOB: } 9.55 \textcircled{0} f_{\text{IN}} = 20 \text{MHz}\\ \text{IF undersampling up to } f_{\text{IN}} = 130 \text{ MHz}\\ \underline{\text{http://www.analog.com/}} \end{array}$

The AD9203<sup>11</sup> implements a multistage differential **pipelined** architecture to achieve high sample rates while consuming low power and guarantees no missing codes over the full operating temperature range.

The AD9203 distributes the conversion over several smaller A/D <u>sub-blocks</u>, refining the conversion with progressively higher accuracy as it passes the results from stage to stage. As a consequence of the distributed conversion, the AD9203 requires a small fraction of the 1023 comparators used in a traditional 10-bit flash-type A/D. A **sample-and-hold** function within **each of the stages** permits the first stage to operate on a new input sample while the remaining stages operate on preceding samples.

Each stage of the pipeline, excluding the last, consists of a low resolution <u>flash A/D</u> connected to a <u>switched</u> <u>capacitor DAC</u> and interstage <u>residue amplifier</u> (MDAC). The residue amplifier magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. **One bit of redundancy** is used in each one of the stages to facilitate **digital correction** of flash errors.

The last stage simply consists of a flash A/D. Sampling occurs on the falling edge of the clock.

#### DIRECT IF DOWN CONVERSION USING THE AD9203

Sampling IF signals above an ADC's baseband region (i.e., dc to FS/2) is becoming increasingly popular in communication applications. This process is often referred to as Direct IF Down Conversion or Undersampling.



10-Bit, 40 MSPS, 3 V, 74 mW A/D Converter





There are several potential benefits in using the ADC to **alias** (i.e., or mix) down a narrow band or wide band IF signal. First and foremost is the elimination of a complete mixer stage with its associated amplifiers and filters, reducing cost and power dissipation.

Second is the ability to apply various DSP techniques to perform such functions as filtering, channel selection, quadrature demodulation, data reduction, detection, etc.



<sup>11</sup> I. Mehr, L. Singer:

IEEE Trans. on Solid-State Circuits, vol. 35, No. 3, pp. 318-325, March 2000

<sup>&</sup>quot;A 55-mW, 10-bit, 40-Msample/s Nyquist-Rate CMOS ADC,"

### 7: THS 1206 – <u>12-bit 6 MSPS</u>, simultaneous sampling <u>pipeline ADC</u> Integrated FIFO Signal-to-Noise and Distortion Ratio: 68 dB at f<sub>IN</sub> = 2 MHz Glueless DSP Interface, Parallel μC/DSP Interface <u>http://www.ti.com/</u>

Application Note: Designing with the THS1206 High-Speed ADC http://www.ti.com/sc/docs/psheets/abstract/apps/slaa094.htm

A multi-stage **pipelined** architecture with output error correction logic provides for no missing codes over the full operating temperature range. Internal <u>control registers</u> are used to **program** the ADC into the desired mode.

The THS1206 consists of four analog inputs, which are sampled <u>simultaneously</u>. These inputs can be selected individually and configured to single-ended or differential inputs.

An integrated 16 word deep FIFO allows the storage of data in order to take the load off of the processor connected to the ADC.

Internal reference voltages for the ADC (1.5 V and 3.5 V) are provided. An external reference can also be chosen to suit the dc accuracy and temperature drift requirements of the application.



Two different **conversion modes** can be selected. In <u>single</u> conversion mode, a single and simultaneous conversion of up to four inputs can be initiated by using the single conversion start signal (CONVST). The conversion clock in single conversion mode is generated internally using a clock oscillator circuit. In <u>continuous</u> conversion mode, an external clock signal is applied to the CONV\_CLK input of the THS1206. The internal clock oscillator is switched off in continuous conversion mode.

The THS1206 contains two 10-bit wide control registers (CR0, CR1) in order to **program** the device into the desired mode.

Interfacing to DSP:



### 8: AD9260 – High speed <u>oversampling ADC</u> w/<u>16-bit</u> resolution @ a <u>2.5 MHz</u> word rate SNR: 88.5 dB, THD: -96 dB, SFDR: 100 dB Linear phase http://www.analog.com/

The AD9260<sup>12</sup> utilizes a new analog-to-digital converter architecture to **combine** <u>sigma-delta techniques</u> with a highspeed, <u>pipelined</u> A/D converter. This topology allows the AD9260 to offer the high dynamic range associated with sigmadelta converters while maintaining very wide input signal bandwidth (1.25 MHz) at a very modest **8× oversampling ratio**.



Figure (on the next page) provides a simplified <u>block diagram</u> of the AD9260.

The differential analog input is fed into a **second order**, **multibit** <u>sigma-delta modulator</u>. This modulator features a 5-bit flash quantizer and 5-bit feedback. In addition, a 12-bit pipelined A/D quantizes the input to the 5-bit flash to greater accuracy. A special digital modulation loop **combines** the output of the 12-bit <u>pipelined</u> A/D with the delayed output of the 5-bit flash to produce the <u>equivalent</u> response of a second order loop with a **12-bit** quantizer and 12-bit feedback. The combination of a second order loop and multibit feedback provides inherent stability: the AD9260 is not prone to idle tones or full-scale idiosyncracies sometimes associated with higher order single bit sigma-delta modulators.

The output of this 12-bit modulator is fed into the digital **decimation filter**. The user may bring the data out undecimated (at the clock rate), or at a decimation factor of 2×, 4×, or a full 8×.

The <u>spectra</u> of the undecimated output clearly shows the second order shaping characteristic of the quantization noise as it rises at frequencies above 1.25 MHz. The on-chip decimation filter provides excellent stopband rejection to suppress any stray input signal between 1.25 MHz and 18.75 MHz, substantially easing the requirements on any antialiasing filter for the analog input path. The decimation filters are integrated with symmetric FIR filter structures, providing a linear phase response and excellent passband flatness.

<sup>12</sup> T. Brooks et al:

<sup>&</sup>quot;A **Cascaded** Sigma-Delta Pipeline A/D converter with 1.25 MHz Signal Bandwidth and 89 dB SNR," IEEE Trans. on Solid-State Circuits, vol. 32, No. 12, pp. 1896-1905, Dec. **1997** 

# High-Speed Oversampling ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate



Measured spectra for a 100KHz input signal with 8x decimation and filtering of output data:

(a) shuffling disabled and(b) shuffling enabled





Measured spectra for a 100KHz input signal, bypassing the decimation filters:

5-b modulator output (MOUT) and (a)

digitally processed 12-b output of the combined (b) modulator and pipeline data (C<sub>OUT</sub>)

### 9: A-to-D Converter Does Frequency Translation

Design Note #259 [D. Redmayne] http://www.linear.com/

The need to characterize frequency sources, both in the laboratory and in the field, is increasingly important. The circuit in <u>Figure 1</u> offers some interesting attributes in a compact and relatively inexpensive scheme. It uses an **LTC1420 ADC** <sup>13</sup> to **undersample** a higher frequency, driving an **LTC1668 DAC** <sup>14</sup>, followed by a **filter** to perform a down conversion. The output of the analog filter is subsequently **resampled** to produce a manageable sample (process) rate for a single-chip microcontroller.

In addition to **characterizing** the carrier in an IF strip or the output of a local oscillator, this technique is also useful for characterizing ADCs, DACs, clock sources, signal sources or the effects of logic devices or phaselocked loops on phase noise. Frequency conversion or translation is usually performed by a diode mixer or a Gilbert cell mixer. Down conversion is most often encountered in radio receivers; up conversion is more commonly used in transmitters. The common superheterodyne receiver usually involves one conversion to produce a fixed intermediate frequency (IF). Spectrum analyzers, cellular base stations, cable modems, microwave and satellite receivers, radar and optical communications systems all include frequency conversion blocks.

### Down Conversion with an ADC

It may not be commonly known that down conversion can be performed using an ADC, by undersampling a signal frequency. The resulting output signal frequency is the difference between the sample frequency ( $f_s$ ) (or a multiple of  $f_s$ ) and the incoming frequency. An ADC may be used to undersample any frequency that is within its full linear bandwidth.

As in the case of a mixer, the result of this operation is a sum and a difference frequency. The sum frequency, however, ends up at the same apparent frequency as the difference frequency in a discrete time sampled system. Essentially, only the difference frequency remains.

The major constraint in an undersampled system is that the <u>bandwidth</u> of the incoming signals must not fall outside the <u>Nyquist zone</u> in use. (A **Nyquist zone** extends over a bandwidth of  $f_s/2$ , above or below an integral multiple of the sample frequency.) Any signal falling outside the desired Nyquist zone wraps back into the DC-to- $f_s/2$  zone. The above constraint can be relaxed if subsequent bandpass filtering in the digital domain limits the frequency range of interest. So long as an unwanted signal does not wrap back into the frequency range of interest, its effect on the spectrum of interest is negligible.

In Figure 1, the 10Msps LTC1420 translates the 40.455MHz input signal to 455kHz at its output.

When a high speed DAC is used to **reproduce** the 455kHz signal, a subsequent **analog** bandpass **filter** adds little cost or power dissipation. One advantage of the analog filter is that it does not exhibit mathematical artifacts if the signal frequency is not coherent with the sample rate. In fact, this scheme allows the intermediate frequency to be tailored to suit the conversion rate of the *resampling* **LTC1417 ADC**<sup>15</sup>.



Figure 1. Undersampling 40MHz Performs 2-Stage Frequency Translation to 100Hz

An incentive for using a high speed <u>infinite</u> <u>sample-and-hold</u> in this fashion is the benefit of a high *sample* rate, *without* the need to *process* samples at that rate. The data rate delivered by a high speed ADC can be too fast for a low power processor to handle and data rate decimation may reduce SNR too much.

<sup>&</sup>lt;sup>13</sup> 12 bit, 10 MSPS pipeline ADC

<sup>&</sup>lt;sup>14</sup> 16 bit, 50 MSPS current-steering DAC

<sup>&</sup>lt;sup>15</sup> 14 bit, 400 KSPS charge redistribution SAR ADC

The use of an analog filter after the DAC may seem <u>old fashioned</u>, <u>but</u> the filter characteristics available from ceramic resonators, active filters or tuned LC filters may be hard to match in a digital filter. The use of a higher resolution ADC (LTC1417) following the initial 12-bit quantization allows details to be resolved if the original signal contains a few LSB of noise (dither), as well as improving frequency measurement capability.

The 455kHz intermediate signal was chosen to allow the use of readily available 455kHz ceramic resonators or LC filters. (*Note* that the LTC1560-1 monolithic 5<sup>th</sup> order elliptic lowpass filter could also be used in this application.) The LTC1668 DAC, as it is a current output device, can drive a tank circuit tuned to the desired frequency.

The subsequent resampling of this signal at a **submultiple** of 455KHz – 100Hz (45,490sps) produces a <u>sinusoid at 100Hz</u> (!!).

In Figure 2, the resampled output of the DAC is shown. Figure 3 is the result of an FFT performed on of the output of the LTC1417 ADC.



Figure 2. The Downconverted 100Hz Output Exagerates Phase or Frequency Variation in Original Signal



Figure 3. The Spectrum of the 100Hz Signal Can be Processed to Determine Characteristics of the Original Signal

As mentioned earlier, the output of the DAC is not only the difference frequency of 455kHz. The DAC acts like a mixer and produces in addition to the fundamental (455kHz), the sum and the difference frequencies of the 10MHz conversion clock and the 455kHz signal. The lower of these unwanted frequencies, 9.545MHz (10MHz – 455kHz), is approximately 20 times the 455kHz or 4.4 octaves above the carrier. The signal level in these components without filtering is approximately 25dB below the carrier; hence, a lowpass or bandpass filter is required. A **2<sup>nd</sup> order LPF** with a 12dB/octave roll-off in the transition region will reduce these unwanted components to approximately 77dB below the carrier, the region of other harmonic and noise components. If the signal under scrutiny is a single tone, a lowpass filter is adequate.

These techniques can also be used on the bench to **evaluate the performance** of signal generators and clock sources and of course, ADCs and DACs, as well as performing monitoring functions in the field.

Note: Serial Data Output During a Conversion (LTC1417 SAR ADC)

<u>Figure 4</u> shows data from the previous conversion being clocked out during the conversion *with* the LTC1417 ADC *internal clock* providing both the conversion clock and the SCLK. The internal clock has been optimized for the fastest conversion time; consequently, this mode can provide the best overall speed performance.



Figure 4. Internal Conversion Clock Selected. Data Transferred During Conversion Using the ADC Clock Output as a Master Shift Clock (SCLK Driven from CLKOUT)

### 10: A (N =)14-bit, (f<sub>N</sub> =)10 MSPS DAC Using Multi-bit Delta-Sigma Modulation



The **modulator** was overdesigned so that overall performance of system would be limited only the nonidealities in the analog circuits. Since 2's complement arithmetic is used in this design, the quantizer is implemented by simply truncating the 20-bit output of the fourth integrator stage to its six most significant bits. All multiplier coefficient are designed to be factors of 2. Pipelining were used to reduce the design compexity and power dissipation.

FALAKSHAHI et al.: 14-BIT D/A CONVERTER USING MULTIBIT Delta-Sigma MODULATION IEEE JOURNAL OF SOLID-STATE CIRCUTTS, VOL. 34, NO. 5, MAY 1999



Fig. 4. Block diagram of fourth-order digital modulator.

a typical example  $b[n]_{1-12} \xrightarrow{h_1} b_{it} \xrightarrow{c[n]_{1-12}} b_{it} \xrightarrow{c[n]_{1-12}} a[n]_{5-8} \xrightarrow{b[n]_{5-8}} \xrightarrow{h_1} \xrightarrow{h_1} \underbrace{h_2} \underbrace{h_1} \underbrace{h_2} \underbrace{h_1} \underbrace{h_2} \underbrace{h_1} \underbrace{h_2} \underbrace{h_2}$ 

Fig. 5. A 12-bit adder and its pipelined equivalent using 4-bit adders.



Fig. 6. Diagram of pipelining building blocks for the modulator: (a) main block and (b) LSB block.



Fig. 7. Implementation of the modulator using pipelined building blocks. Block  $1^*$  includes an additional adder to implement the feedback coefficient 1/2 + 1/4.

Figure shows the setup used for testing the prototype. An HP8131 pulse generator was used to generate the system clock.

The oversampled digital **input** is generated by an HP16522A pattern generator, eliminating the need for the interpolation stage. The 6-bit **output** of the digital modulator is converted into a *thermometer* code that drives 63 identical current cells (continuously calibrated to a reference current). Differential-to-single-ended conversion of the analog output was performed using a low-distortion *transformer*, and the resulting **signal** was characterized using an HP3585A spectrum analyzer.

The 6-bit digital **output** of the modulator was also driven off-chip and acquired with an HP16500C logic analyzer to verify the functionality of the digital section independent of the analog circuitry.



Special care was taken in the test setup to minimize the coupling of digital switching noise into the analog output. The clock input to the chip is a low-swing differential signal.

Figure shows the measured signal-to-noise ratio (SNR) and signal-to-(noise distortion) ratio (SNDR) as functions of the input signal level for a 1-MHz digital input sine wave <u>sampled at 120 MHz</u>. The noise and distortion components were measured over a 5-MHz bandwidth, corresponding to a <u>10-MHz Nyquist rate</u>. A frequency of 1 MHz was chosen for the signal, so that the low-order harmonic distortion components fall into the 5-MHz baseband and are included in the SNDR measurements.

These measurements demonstrate 85-dB dynamic range and 80-dB peak SNDR.

The harmonic distortion is dominated by the **second** harmonic at -83 dB for the full-scale fundamental. The second harmonic is attributed to the nonlinearity in the *measurement* equipment.

