

	AD9214_105.add	属 AD9233_105.adc	🛃 AD9430_210_LVD5.adc	
Desktop	AD9214_105_1V	adc 🛛 🖻 AD9233_125.adc	🔊 AD9430_LVDS.adc	
	AD9214_65_2V.a	dc 🛛 🖻 AD9236. adc	🔊 AD9433_105.adc	
	AD9214_80_1V.a	dc 🛛 🔊 AD9238.adc	🖻 AD9433_125.adc	
My Documents	AD9215_105.add	🛋 AD9238_20.adc	🔊 AD9444.adc	
	AD9215_65.adc	🛋 AD9238_40.adc	🖻 AD9445_105_2V.adc	
	AD9215_80.adc	🔊 AD9238_65.adc	🗃 AD9445_105_3p2V.adc	
My Computer	AD9216_105.add	🔊 AD9244_40.adc	🗃 AD9445_125_2V.adc	
	AD9216_65.adc	🔊 AD9244_65.adc	🗃 AD9445_125_3p2V.adc	
	AD9216_80.adc	🔊 AD9245.adc	🗃 AD9446_100_2V.adc	
My Network P	AD9218_105.add	🔊 AD9245_20.adc	🗃 AD9446_100_3p2V.adc	
	AD9218_105_1V	adc 🔊 AD9245_40.adc	🗃 AD9446_80_2V.adc	
	AD9218_40_1V.a	dc 🔊 AD9245_65.adc	🗃 AD9446_80_3p2V.adc	
	AD9218_65_2V.a	dc 🔊 AD9245_80.adc	🗃 AD9460_105_3p4V.adc	
	AD9218_80_1V.a	dc 🔊 AD9246_105.adc	🗃 AD9460_80_3p4V.adc	
	AD9219_40.adc	🛋 AD9246_125.adc	🙍 AD9461_125_3p4V.adc	
	AD9219_65.adc	🛋 AD9248.adc	🙍 AD9461_130_3p4V.adc	
	AD9226_2V.adc	🙍 AD9248_20.adc	🔊 AD9480.adc	5/2006
	AD9228_40.adc	🛋 AD9248_40.adc	🔊 AD9480_1V.adc	0/2000
	•			Þ
		1 1 0 02 1		
	File <u>n</u> ame:	deal_8_Bit.adc		
	Files of <u>t</u> ype:	ADC Model(*.adc)		▼ Cancel
	Г	Open as read-only		

ADC Analyzer ™

<u>http://www.analog.com/ADIsimADC</u> – Live data sheets; virtual ADC evaluation ADC Analyzer incorporates **ADIsimADC**[™] <u>modeling tool</u> in conjunction with **product model files**. The techniques used within ADIsimADC models are based on *behaviors* exhibited by a specific device under *typical* operating conditions using the *recommended* layout highlighted in the datasheet. **No** hardware is required.



How ADIsimADC[™] models data converters – Appl Note High Speed ADC USB FIFO Evaluation Kit – ADC Analyzer functions

High Speed ADCs (>10 MSPS) ...models

- Ideal 8/10/12/14 bit ADC
- AD6645 14-Bit, 80 / 105 MSPS A/D Converter
- AD9214 10-Bit, 65/80/105 MSPS, +3.3V A/D Converter
- AD9215 10-Bit, 65/80/105 MSPS 3 V A/D Converter
- AD9218 Dual 10-Bit 40 / 65 / 80 / 105 MSPS A/D Converter
- AD9226 12-Bit, 65 MSPS A/D Converter
- AD9229 Quad 12-Bit, 50/65 MSPS, Serial LVDS A/D Converter
- AD9236 12-Bit, 80 MSPS 3 V A/D Converter
- AD9238 12-Bit, 65 MSPS 2 V A/D Converter
- AD9244 14-Bit 40/65 MSPS IF Sampling A/D Converter
- AD9245 14-Bit, 80 MSPS 3 V A/D Converter
- AD9248 14-Bit, 65 MSPS 2 V A/D Converter
- AD9289 8 bit 65 MSPS 2V A/D Converter
- AD9411 10-Bit, 170 / 200 MSPS 3.3 V A/D Converter
- AD9430 12-Bit, 170 / 210 MSPS 3.3 V A/D Converter LVDS Output Mode
- AD9433 12-Bit 105 / 125 MSPS IF Sampling A/D Converter
- AD9444 14-Bit, 80 MSPS 2 V A/D Converter
- AD9480 8 bit 250 MSPS 1V A/D Converter

TERMINOLOGY: SINGLE-TONE FFT

Signal-to-Noise Ratio (SNR)

The ratio of the rms signal amplitude to the rms value of the sum of all other spectral components, excluding the first five harmonics and dc. It is reported in dBc.

Signal-to-Noise Ratio Full Scale

(SNRFS)

The ratio of the rms signal amplitude related to full scale (0 dB) to the rms value of the sum of all other spectral components, excluding the first five harmonics and dc. It is reported in dBFS. User Defined Signal-to-Noise Ratio

(UDSNR)

The ratio of the rms signal amplitude to the rms value of the sum of all other spectral components within a specified band set by the user, excluding harmonics and dc. It is reported in dB.

Noise Figure (NF)

The noise figure is the ratio of the noise power at the output of a device to the noise power at the input to the device, where the input noise temperature is equal to the reference temperature (273 K). The noise figure is expressed in dB.

Signal-to-Noise-and-Distortion (SINAD)

The ratio of the rms signal amplitude to the rms value of the sum of all other spectral components, including harmonics but excluding dc. It is reported in dB.

nonHarmonic Distortion, Image

The ratio of the rms signal amplitude to the rms value of the nonharmonic component generated from the clocking phase difference of two ADCs, reported in dBc.

Note: This measurement result is valid only when analyzing demultiplexed ADCs.

Harmonic Distortion, Second (2nd)–Sixth (6th) The ratio of the rms signal amplitude to the rms value of the fundamental related harmonic component, reported in dBc.

Worst Other Spur WoSpur)

The ratio of the rms signal amplitude to the rms value of the worst spurious component (excluding all harmonically related components) reported in dBc.

Total Harmonic Distortion (THD)

The rms value of the sum of all spectral harmonics specified by the user. It is reported in dBc.

Spurious-Free Dynamic Range (SFDR)

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic. It is reported in dBc.

Noise Floor

The rms value of the sum of all other spectral components, excluding the fundamental, its harmonics, and dc referenced to full-scale and reported in dBFS.

April / 2005

ADC_analyzer with ADIsimADC (Virtual Evaluation Board. **No** hardware is required.)



• <u>Config > Buffer</u>, select <u>Model</u>



Models in the default directory c:\program files\adc_analyzer\models

• \underline{C} onfig > **FFT**



Note: if Enable Fundamental Overdrive is checked, the Fundamental Center Frequency (MHz) box is enabled for the user to specify. (Default: the highest spur as the fundamental freq.)

- <u>Analyze</u> (Time Domain, FFT, Avg FFT, Two Tone) or
- <u>Sweeping</u> of the analog input level (amplitude) and frequency [virtual ADC only]

ADC Analyzer [™] Version 4.5.3							
Eile <u>C</u> onfig <u>A</u> nalyz <u>Sweep Window Help</u>							
	عسللسو عطيسه	<u>Analyze</u> Model (199)					
S. Amplitude Sweep Configuration		Sweep Configuration					
Start Amplitude (dB)	SFDR vs. Amplitude	Start Frequency Sweep (MHz) 2.1	SFDR vs. Frequency				
Stop Amplitude(dB)	SNR vs. Amplitude	Stop Frequency Sweep (MHz) 2.3	SNR vs. Frequency				
	2nd Harmonic	Step Size (MHz)	3rd Harmonic				
Step Size (dBm)	3rd Harmonic 4th Harmonic	Beference Line	🔲 4th Harmonic				
Reference Line 80	5th Harmonic		5th Harmonic				
SNR Reference Line	🔲 6th Harmonic	SNR Reference Line 70	Worst Other Spur				
I	Worst Other Spur	Amplitude Level 10	E Davida Edificada				
	🔲 Results FullScale						
FFT Datalog to Disk		C Average FFT Datalog to Disk					
 Single FET ✓ Datalog to Screen 		Single FFT Datalog to Screen					
Datalog Plots to File		Datalog Plots to File					
🔲 Datalog Plots to Printer		Datalog Plots to Printe	er				
OK Cance	el	OK]				

To zoom in a displayed analog signal or FFT, select the portion of the signal by holding down the left mouse button and dragging across the area of interest. Bring up a hidden menu by clicking the **right** mouse in the active window.

"Modeling a system or even just an ADC, should never be a substitute for building and characterizing a real system. As any RF engineer will tell you, it is one thing to **model** a circuit, but it is completely another to actually **build** it up and **test** it. As with any analog or mixed signal device, proper layout and configuration is required to achieve the performance shown in simulation.

ADIsimADCTM is targeted at providing realistic performance of real devices based on recommend layouts as shown in the data sheet."

Typical Performance Characteristics-AD6645

Data Sheet:



TPC 1. Single Tone @ 2.2 MHz

ADIsimADC:

🖥 FFTA Data 🔹 Date: 06-	10-2004 Time: 13:40:23 Temp: 25°C
Device: AD6645 Rev B	
Device No.: 1	-10 -10
Avcc: 5. Volts	20
Encode: 80. MSPS	-20
Analog: 2.207 MHz	-30
SNR: 74.92 dB	-40
SNRFS: 75.92 dBFS	-50
NF: 26.82 dB	
SINAD: 74.83 dB	-60
Fund: -1. dBfs	.70
Image: 0. dBc	-80
2nd: -97.95 dBc 3rd: -95 44 dBc	.90
4th: -103.42 dBc	2 ³ 5 +
5th: -98.53 dBc	
6th: -104.65 dBc	-110 Ay historia ya Makalika ila kang kana ya ila dina dina dina dina kata di badi sa kang disaka
WoSpur: -96,94 dBc +	120
SFDR: 95.4 dBc	130 <mark>المحمد والإيرابي المحمد ومحمد المحمد المحمد المحافظ ا</mark> لمعار
Noise Floor: -115.05 dBFS Samples: 16384	0 5 10 15 20 25 30 35 40 Frequency (MHz)



Noise Factor (F) and Noise Figure (NF) - AD6645

The *noise factor*, F, is simply defined as the *ratio* of the <u>total effective input noise power of the</u> <u>ADC</u> to the amount of that <u>noise power caused by the source resistance alone</u>. (See Note) Because the **impedance is matched**, the square of the <u>voltage</u> noise can be used instead of noise power.

The **noise figure**, NF, is simply the noise factor expressed in dB, NF = $10\log_{10}(F)$.

The amount of the input voltage noise due to the source resistance is the voltage noise of the source resistance $\sqrt{4kTBR}$ divided by two, because of the 2:1 attenuator.



where SNR is in dB, B in Hz, T = 300K, k = 1.38×10^{-23} J/K

Oversampling and filtering can be used to decrease the noise figure as a result of the process gain.



Note: noise factor of a device is $F = \frac{SNR_{in}}{SNR_{out}} = \frac{S_{in} / N_{in}}{(G \cdot S_{in}) / [G \cdot (N_{in} + N_{dev})]} = 1 + \frac{N_{dev}}{N_{in}} \approx \frac{N_{dev}}{N_{in}} \qquad F >> 1$... an ADC does not provide any gain (just numerical quantization) Although NF is not normally associated with data converter, it can be calculated for a single set of operating conditions. Figure shows an example NF calculation for the **AD6645** 14-bit, 80-MSPS ADC. A 52.3 Ω resistor is added in parallel with the AD6645 input impedance of 1 k Ω to make the net input impedance 50 Ω . The ADC is operating under Nyquist conditions, and the SNR of 74 dB is the starting point for the calculations.



Using an RF transformer with voltage gain can improve the noise figure. Figure**A** shows a 1:1 turns ratio, and the noise figure is 34.8. Figure**B** shows a transformer with a 1:2 turns ratio. The 249 Ω resistor in parallel with the AD6645 internal resistance results in a net input impedance of 200 Ω . The noise figure is improved by 6 dB because of the "noise-free" voltage gain of the transformer.



Even with the 1:4 turns ratio transformer, the overall noise figure for the AD6645 was still 22.8 dB, still relatively high by RF standards.

The *solution* is to provide low-noise high-gain stages ahead of the ADC. (It is true that on a <u>stand-alone</u> basis ADCs have relatively high noise figures compared to other RF parts such as LNAs or mixers. In the <u>system</u> the ADC should be preceded with low-noise gain blocks.)