


May / 2006



5/2006

ADC Analyzer™

<http://www.analog.com/ADIsimADC> – Live data sheets; virtual ADC evaluation

ADC Analyzer incorporates **ADIsimADC™ modeling tool** in conjunction with **product model files**.

The techniques used within ADIsimADC models are based on *behaviors* exhibited by a specific device under *typical* operating conditions using the *recommended* layout highlighted in the datasheet.

No hardware is required.

select : Config / Buffer / Model

The screenshot displays the ADC Analyzer™ Version 4.5.3 interface. Key components include:

- Import ASCII text File**: A button at the top left.
- Analog Frequency Sweep** and **Analog Amplitude Sweep**: A red-bordered box containing these two options.
- Virtual ADC**: A yellow-bordered box.
- Right click (active window) : Zoom, Export data ...**: A white-bordered box with an arrow pointing to the main data window.
- Buffer Memory**: A window showing the current buffer as 'Model' and listing 'HSC_ADC_EVAL(A)', 'AD6650', and 'AD6624 Eval Board'.
- ADC Modeling**: A window with 'Device' and 'Input' tabs. The 'Input' tab shows settings for 'Sine Wave', 'Amplitude: -1 dBFS', 'Analog In: 2.2 MHz', 'Encode: 80 MSPS', 'Common Mode: 2.4 V', 'Input Span: 2.2 V', 'External Jitter: 0.15 pSec', and 'External Dither: 0 V'.
- ADC Modeling**: A second window with a 'Device' tab showing 'Please select your model: AD6645.adc' and various device parameters like 'Part Name: AD6645 Rev B', 'N Bits: 14', 'Encode Min: 30 MSPS', etc.
- Main Data Window**: Displays a red waveform plot for 'Device: AD6645 Rev B1' with a vertical axis from 4096 to 16384 and a horizontal axis for 'Time'. A 'Model' button with a red stop icon is visible.
- FFTA Data**: A window showing a frequency spectrum plot for 'Device: AD6645 Rev B1' with a vertical axis from -200 to 0 and a horizontal axis for 'Frequency (MHz)' from 0 to 40. It includes a list of performance metrics such as SNR, SNRFS, UDSNR, NF, SINAD, Fund, Image, 3rd-6th harmonics, W/Spur, THD, and SFDR.
- Open File Dialog**: A window showing a file list in the 'Models' directory, including files like AD6645.adc, AD9214_105.adc, AD9215_105.adc, AD9218_105.adc, AD9226_2V.adc, AD9229.adc, AD9236.adc, AD9238.adc, AD9244_40.adc, AD9244_65.adc, AD9245.adc, AD9248.adc, AD9289.adc, AD9411.adc, AD94229.adc, AD9430_1V5.adc, AD9433_105.adc, AD9433_125.adc, AD9444.adc, AD9480_1V.adc, Ideal_10_Bit.adc, Ideal_12_Bit.adc, Ideal_14_Bit.adc, and Ideal_8_Bit.adc.

[How ADIsimADC™ models data converters](#) – Appl Note
[High Speed ADC USB FIFO Evaluation Kit](#) – ADC Analyzer functions

- ✓ [Ideal 8/10/12/14 bit ADC](#)
- ✓ [AD6645](#) 14-Bit, 80 / 105 MSPS A/D Converter
- ✓ [AD9214](#) 10-Bit, 65/80/105 MSPS, +3.3V A/D Converter
- ✓ [AD9215](#) 10-Bit, 65/80/105 MSPS 3 V A/D Converter
- ✓ [AD9218](#) Dual 10-Bit 40 / 65 / 80 / 105 MSPS A/D Converter
- ✓ [AD9226](#) 12-Bit, 65 MSPS A/D Converter
- ✓ [AD9229](#) Quad 12-Bit, 50/65 MSPS, Serial LVDS A/D Converter
- ✓ [AD9236](#) 12-Bit, 80 MSPS 3 V A/D Converter
- ✓ [AD9238](#) 12-Bit, 65 MSPS 2 V A/D Converter
- ✓ [AD9244](#) 14-Bit 40/65 MSPS IF Sampling A/D Converter
- ✓ [AD9245](#) 14-Bit, 80 MSPS 3 V A/D Converter
- ✓ [AD9248](#) 14-Bit, 65 MSPS 2 V A/D Converter
- ✓ [AD9289](#) 8 bit 65 MSPS 2V A/D Converter
- ✓ [AD9411](#) 10-Bit, 170 / 200 MSPS 3.3 V A/D Converter
- ✓ [AD9430](#) 12-Bit, 170 / 210 MSPS 3.3 V A/D Converter LVDS Output Mode
- ✓ [AD9433](#) 12-Bit 105 / 125 MSPS IF Sampling A/D Converter
- ✓ [AD9444](#) 14-Bit, 80 MSPS 2 V A/D Converter
- ✓ [AD9480](#) 8 bit 250 MSPS 1V A/D Converter

TERMINOLOGY: SINGLE-TONE FFT**Signal-to-Noise Ratio (SNR)**

The ratio of the rms signal amplitude to the rms value of the sum of all other spectral components, *excluding* the first five harmonics and dc. It is reported in dBc.

Signal-to-Noise Ratio Full Scale (SNRFS)

The ratio of the rms signal amplitude related to full scale (0 dB) to the rms value of the sum of all other spectral components, *excluding* the first five harmonics and dc. It is reported in dBFS.

User Defined Signal-to-Noise Ratio (UDSNR)

The ratio of the rms signal amplitude to the rms value of the sum of all other spectral components within a specified band set by the user, *excluding* harmonics and dc. It is reported in dB.

Noise Figure (NF)

The noise figure is the ratio of the noise power at the output of a device to the noise power at the input to the device, where the input noise temperature is equal to the reference temperature (273 K). The noise figure is expressed in dB.

Signal-to-Noise-and-Distortion (SINAD)

The ratio of the rms signal amplitude to the rms value of the sum of all other spectral components, *including harmonics* but *excluding* dc. It is reported in dB.

nonHarmonic Distortion, Image

The ratio of the rms signal amplitude to the rms value of the **non**harmonic component generated from the clocking phase difference of two ADCs, reported in dBc.

Note: This measurement result is valid *only* when analyzing **demultiplexed** ADCs.

Harmonic Distortion, Second (2nd)–Sixth (6th)

The ratio of the rms signal amplitude to the rms value of the fundamental related harmonic component, reported in dBc.

Worst Other Spur (WoSpur)

The ratio of the rms signal amplitude to the rms value of the worst spurious component (*excluding* all harmonically related components) reported in dBc.

Total Harmonic Distortion (THD)

The rms value of the sum of *all* spectral harmonics *specified by the user*. It is reported in dBc.

Spurious-Free Dynamic Range (SFDR)

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic. It is reported in dBc.

Noise Floor


The rms value of the sum of all other spectral components, *excluding* the fundamental, its harmonics, and dc referenced to full-scale and reported in dBFS.

ADC_analyzer with ADIsimADC

(Virtual Evaluation Board. **No** hardware is required.)



- **Config > Buffer**, select **Model**



Models in the default directory
 c:\program files\adc_analyzer\models

- **Config > FFT**

• **Config > YAxis**

• **Config > Windowing**


• **Config > Coherent Sampling**

*If you select **None***

• **Config > FFT**

Note: if Enable Fundamental Overdrive is checked, the Fundamental Center Frequency (MHz) box is enabled for the user to specify. (Default: the highest spur as the fundamental freq.)

- **Analyze** (Time Domain, FFT, Avg FFT, Two Tone)
or
- **Sweeping** of the analog input level (amplitude) and frequency [virtual ADC only]




To zoom in a displayed analog signal or FFT, select the portion of the signal by holding down the **left** mouse button and dragging across the area of interest. Bring up a hidden menu by clicking the **right** mouse in the active window.

“Modeling a system or even just an ADC, should never be a substitute for building and characterizing a real system. As any RF engineer will tell you, it is one thing to **model** a circuit, but it is completely another to actually **build** it up and **test** it. As with any analog or mixed signal device, proper layout and configuration is required to achieve the performance shown in simulation.

ADIsimADC™ is targeted at providing realistic performance of real devices based on recommend layouts as shown in the data sheet.”


Typical Performance Characteristics—AD6645

Data Sheet:




TPC 1. Single Tone @ 2.2 MHz

ADIsimADC:



Typical Performance Characteristics—AD6645

Data Sheet:



TPC 4. Single Tone @ 69.1 MHz


ADIsimADC: $\text{alias} = 80 - \underline{69.1} = 10.9 \text{ MHz}$

UDSNR:
 User Defined
 SNR (within a
 specified band)

NF:
 Noise Figure

WoSpur:
 Worst other
 Spur (+)

NoiseFloor \approx
 $\text{SNR} + 3 \cdot (m-1)$
 $= 112.41$



Device Input

Please select your model:
 AD6645.adc


Part Name: AD6645 Rev B
 N Bits: 14
 Encode Min: 30 MSPS
 Encode Max: 105 MSPS
 Latency: 3
 Common Mode: 2.4V
 Input Span: 2.2V
 Characterization Jitter: 0.15pSec
 Jitter: 0.05pSec
 Output Mode: Two's Complement
 Model File Version: 1.0
 Modeling Engine Version: 1.5.0

Noise Factor (F) and Noise Figure (NF) – AD6645

The *noise factor*, F, is simply defined as the ratio of the total effective input noise power of the ADC to the amount of that noise power caused by the source resistance alone. (See Note)
Because the **impedance is matched**, the square of the voltage noise can be used instead of noise power.

The **noise figure**, NF, is simply the noise factor expressed in dB, $NF = 10\log_{10}(F)$.

The amount of the input voltage noise due to the source resistance is the voltage noise of the source resistance $\sqrt{4kTBR}$ divided by two, because of the 2:1 attenuator.




$$V_{\text{NOISE-RMS}} = V_{\text{FS-RMS}} \cdot 10^{-\text{SNR} / 20}$$

$$F = \frac{V_{\text{NOISE-RMS}}^2}{kTRB} = \left[\frac{V_{\text{FS-RMS}}^2}{R} \right] \left[\frac{1}{kT} \right] \left[10^{-\text{SNR} / 10} \right] \left[\frac{1}{B} \right]$$

$$NF = 10 \log_{10} F = P_{\text{FS(dBm)}} + 174\text{dBm} - \text{SNR} - 10 \log_{10} B,$$

where SNR is in dB, B in Hz, $T = 300\text{K}$, $k = 1.38 \times 10^{-23} \text{ J/K}$

Oversampling and filtering can be used to decrease the noise figure as a result of the process gain.



$$NF = \underbrace{P_{\text{FS(dBm)}} + 174\text{dBm} - \text{SNR}}_{\text{Measured DC to } fs/2} - \underbrace{10 \log_{10} \left[\frac{fs/2}{B} \right]}_{\text{Process Gain}} - 10 \log_{10} B,$$


Note: noise factor of a device is

$$F = \frac{SNR_{in}}{SNR_{out}} = \frac{S_{in} / N_{in}}{(G \cdot S_{in}) / [G \cdot (N_{in} + N_{dev})]} = 1 + \frac{N_{dev}}{N_{in}} \approx \frac{N_{dev}}{N_{in}} \quad F \gg 1$$


... an ADC does not provide any gain (just numerical quantization)

Although NF is not normally associated with data converter, it can be calculated for a single set of operating conditions.

Figure shows an example NF calculation for the **AD6645** 14-bit, 80-MSPS ADC. A 52.3Ω resistor is added in parallel with the AD6645 input impedance of 1 kΩ to make the net input impedance 50Ω. The ADC is operating under Nyquist conditions, and the SNR of 74 dB is the starting point for the calculations.



Using an RF transformer with voltage gain can improve the noise figure. Figure **A** shows a 1:1 turns ratio, and the noise figure is 34.8. Figure **B** shows a transformer with a 1:2 turns ratio. The 249Ω resistor in parallel with the AD6645 internal resistance results in a net input impedance of 200Ω. The noise figure is improved by 6 dB because of the "noise-free" voltage gain of the transformer.



Even with the 1:4 turns ratio transformer, the overall noise figure for the AD6645 was still 22.8 dB, still relatively high by RF standards.

The *solution* is to provide low-noise high-gain stages ahead of the ADC. (It is true that on a stand-alone basis ADCs have relatively high noise figures compared to other RF parts such as LNAs or mixers. In the system the ADC should be preceded with low-noise gain blocks.)